index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Confusion coefficient Temperature sensors Field programmable gate arrays Transistors TRNG Robustness Side-channel attacks Signal processing algorithms Side-channel analysis Loop PUF DRAM Switches Security and privacy Hardware security OCaml Coq Random access memory Randomness Differential power analysis DPA RSA Spin transfer torque Voltage Reliability GSM AES Fault injection attack Logic gates Side-channel attack Countermeasures Dynamic range Simulation Side-Channel Analysis SCA Security services Defect modeling Image processing Magnetic tunneling Masking countermeasure Elliptic curve cryptography Dual-rail with Precharge Logic DPL Lightweight cryptography Side-Channel Attacks Receivers ASIC Application-specific VLSI designs Writing Electromagnetic Linearity Countermeasure Side-Channel Analysis PUF SoC Filtering Hardware Costs Circuit faults Convolution Formal proof Process variation Sécurité Information leakage FDSOI CPA FPGA Cryptography Training Energy consumption CRT Neural networks Formal methods Variance-based Power Attack VPA Masking Steadiness Differential Power Analysis DPA Routing Internet of Things SCA Protocols Estimation Power demand Reverse engineering Resistance Sensors Computational modeling Side-channel attacks SCA MRAM Reverse-engineering Aging 3G mobile communication Asynchronous Tunneling magnetoresistance Authentication STT-MRAM Machine learning Mutual Information Analysis MIA Security Power-constant logic Field Programmable Gates Array FPGA Intrusion detection Fault injection Magnetic tunnel junction

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations